





i,


Fig. 4














Ü




i,







N


 e_i





N






, ¹

Fig. 17

Fig. 16


CELL BUS TIMING


KΝ	I II (1 11 1			
	· O	-			
	4 -				·
	m	1-1-1-1		·	
				1 1	,
	ns	n-2			
-					TSI-B4
					TS
	n-1				B3
	n-2				TSI-B3
1 13			<u> </u>		H





1


Fig. 19























 \hat{t}_{-t}






Fig.29

Fig. 28










Fig. 31B













Fig. 35





















Fig. 41



	-11/1	ω 4 ro	6 +312		50 51 52 53 4314
4310	7 6 5 4 3 2 1 0 SPARE ODD VPI SPARE	SPARE DSO #1, FRAME #1 DSO #1, FRAME #2	DSO #2, FRAME #1 DSO #2, FRAME #2		DSO #24, FRAME #1 DSO #24, FRAME #2 G.802 FRAMING BYTE #1 G.802 FRAMING BYTE #2
4300	4308 4302 3 OVERHEAD	RY ES		50 DATA PAYLOAD—BYTES	Fig. 43




Fig. 44A

Fig.44B